THE INSTITUTION
OF ELECTRICAL
ENGINEERS

IEE PROCEEDINGS-G

Circuits, Devices and Systems

Vol. 137, 1990

Published by
The IEE, Savoy Place, London WC2R 0BL, United Kingdom
Publishing Department: Michael Faraday House, Six Hills Way, Stevenage, Herts. SG1 2AY, United Kingdom

IEE Proceedings-G

Circuits, Devices and Systems

The Institution of Electrical Engineers, Savoy Place, London WC2R 0BL, United Kingdom
Publishing Department: Michael Faraday House, Six Hills Way, Stevenage, Herts. SG1 2AY, United Kingdom

Volume 137 1990 UK ISSN 0956–3768

HONORARY EDITORS

Dr. D.G. Haigh (*University College, London*)
Dr. S.S. Lawson (*University of Warwick*)
Dr. P.H. Saul (*Plessey Research Ltd*)

Pages in issues of *IEE Proceedings Part G*, 1990

Pages	Issue No.	Date
1–60	1	February
61–184	2	April
185–232	3	June
233–324	4	August
325–404	5	October
405–488	6	December

This publication is copyright under the Berne Convention and the International Copyright Convention. All rights reserved. Apart from any copying under the UK Copyright, Designs and Patents Act 1988, Part 1, Section 38, whereby a single copy of this article may be supplied, under certain conditions, for the purposes of research or private study, by a library of a class prescribed by The Copyright (Librarians and Archivists) (Copying of Copyright Material) Regulations 1989: SI 1989/1212, no part of this publication may be reproduced, stored in a retrieval system or transmitted in any form or by any means without the prior permission of the copyright owners. Permission is, however, not required to copy abstracts of papers or articles on condition that a full reference to the source is shown.

Single copies may be made for the purpose of research or private study.

Authorisation to photocopy items for internal or personal use, or for the internal or personal use of specific clients, is granted by the Institution of Electrical Engineers for libraries and other users registered with the Copyright Clearance Center Transactional Reporting Service, provided that the base fee of $3.00 per copy is paid directly to the Copyright Clearance Center, Inc., 21 Congress Street, Salem, MA 01970, USA. 0956–3768/90 $3.00 + 0.00. This consent does not extend to other kinds of copying, such as copying for general distribution, for advertising or promotional purposes, for creating new collective works, or for resale.

Multiple copying of the content of this publication without permission is always illegal.

Photocopies of individual papers published in the *IEE Proceedings* can be supplied from the IEE Library at 10p per page plus a handling charge. The handling charge is waived if reprints are collected from Savoy Place by purchasers.

The telephone number of the IEE London office is 071 240 1871; telex: 261176 IEELDN G; facsimile: 071 240 7735.

The IEE is not as a body responsible for the opinions expressed by individual authors in *IEE Proceedings Part G*.
The IEE is a member of the Association of Learned & Professional Society Publishers.
© 1990: The Institution of Electrical Engineers

Secretary of the IEE: J.C. Williams, PhD, CEng, FIEE
Managing Editor: Bernard Dunkley
Graphics Manager: Maurice Partridge

Typeset by: Santype International Limited, Salisbury, Wiltshire, United Kingdom
Printed by: Unwin Brothers Ltd., Old Woking, Surrey, United Kingdom

Index

IEE Proceedings G
Circuits, Devices and Systems
Vol. 137, 1990

ABBREVIATIONS

p paper, address or lecture
d discussion on a paper
a abstract of paper or address
e errata

Author index

A

Adibi, A., and Eshraghian, K. Generalised model for GaAs MESFET photodectors e232
Akcakaya, E., and Kirci, M. see Kirci, M.
Al-Bustani, A. Effects of cathode lengths and epitaxial layer widths on $n_1^+ n_1^- \delta(p^+) n_2^- n_2^+ p^+$ and $n_1 \delta(p^+) n_2 p^+$ switching devices p463
Alexander, M., Bowers, D.F., and Buxton, J. see Bowers, D.F.
Anastassopoulos, V., and Deliyannis, T. Efficient implementation of *N*th-band FIR filters based on a simple window method p302
Andre, C., Singor, H.W., and Salama, C.A.T. see Singor, H.W.
Antoniou, A., and Lu, W.-S. Design of 2-D non-recursive filters using the window method p247
Avedillo, M.J., Huertas, J.L., and Quintana, J.M. see Huertas, J.L.

B

Bibyk, S.B., Borgstrom, T.H., and Ismail, M. see Borgstrom, T.H.
Bisio, G.M., Curatelli, F., and Di Zitt, E. see Curatelli, F.
Borgstrom, T.H., Ismail, M., and Bibyk, S.B. Programmable current-mode neural network for implementation in analogue MOS VLSI p175
Bowers, D.F., Alexander, M., and Buxton, J. A comprehensive simulation macromodel for 'current feedback' operational amplifiers p323
Buxton, J., Bowers, D.F., and Alexander, M. see Bowers, D.F.

C

Chang, C.S., Yarn, K.F., Wang, Y.H., and Chang, C.Y. see Yarn, K.F.
Chang, C.Y., Yarn, K.F., Wang, Y.H., and Chang, C.S. see Yarn, K.F.
Chang, D.C.Y. Multistable states MIS transistor p37
Chang, Z., and Steyaert, M. see Steyaert, M.
Chen, J.-E., Lee, C.L., and Shen, W.-Z. My-box representation for faulty CMOS circuits p225
Choi, Y.-H. Testing of interconnection circuits in wafer-scale arrays p482
Clarke, A.P., and Marwood, W. see Marwood, W.
Curatelli, F. Switchbox routing with rerouting capabilities in VLSI design p210
Curatelli, F., Bisio, G.M., and Di Zitt, E. Safe sequencing of concurrent events in behavioural simulation p451
Currie, I.F., Hill, M.G., Peeling, N.E., Morison, J.D., Whiting, E.V., and Newton, C.O. see Hill, M.G.

D

Darwen, H., Wade, G., and Van-Eetvelt, P. see Wade, G.
Daubert, S.J., and Vallancourt, D. Operation and analysis of current copier circuits p324
Deen, M.J., and Wang, J. pMOS transistors, intrinsic mobility and their surface degradation parameters at cryogenic temperatures p33
Deliyannis, T., and Anastassopoulos, V. see Anastassopoulos, V.
Di Zitt, E., Curatelli, F., and Bisio, G.M. see Curatelli, F.
Diamantaras, K.I., and Paraskevopoulos, P.N. see Paraskevopoulos, P.N.
Djurdjanovich, O.D., Djurich, B.M., and Petkovich, R.A. see Djurich, B.M.
Djurich, B.M., Petkovich, R.A., and Djurdjanovich, O.D. Chebyshev phase networks for pulse compressing and stretching p424

E

Eshraghian, K., and Adibi, A. see Adibi, A.

F

Fung, A.H., Sheu, B.J., and Lee, J.-C. see Sheu, B.J.

G

Godvangen, S., and Holt, A.G.J. Computation of prime factor DFT and DHT/DCCT algorithms using cyclic and skew-cyclic bit-serial semisystolic IC convolvers p373
Gohh, F., Sedra, A.S., and Roberts, G.W. see Sedra, A.S.
Gong, S.F., Hentzell, H.T.G., Robertsson, A., and Radnoczi, G. Investigation of multilayer metallisation in a gate array device using cross-sectional transmission electron microscopy p53
Gracia, J., and Ibarra, A. see Ibarra, A.

H

Haigh, D.G., Taylor, J.T., and Singh, B. Continuous-time and switched capacitor monolithic filters based on current and charge simulation p147
Haigh, D.G., and Toumazou, C. see Toumazou, C.
Hanson, J.V., Singh, S.P., and Vlach, J. see Singh, S.P.
Hauenschild, J., and Rein, H.-M. see Rein, H.-M.
Hentzell, H.T.G., Gong, S.F., Robertsson, A., and Radnoczi, G. see Gong, S.F.
Herr, N., Patel, R.H., and Kwong, D.-L. see Patel, R.H.
Hill, M.G., Peeling, N.E., Currie, I.F., Morison, J.D., Whiting, E.V., and Newton, C.O. Real number arithmetic for mixed behavioural and structural descriptions p446
Holburn, D.M., and Yang, H.-G. see Yang, H.-G.
Holt, A.G.J., and Godvangen, S. see Godvangen, S.
Hoppe, B. Mathematical techniques for low-cost optimisation of digital MOS circuits p340
Hosticka, B.J., Klinke, R., Pfleiderer, H.-J., and Zimmer, G. see Klinke, R.
Howard, D., Walczowski, L.T., Waller, W.A.J., and Smith, M.H. Generation of ordered subcircuits for an automatic sizing program p315
Huertas, J.L., Quintana, J.M., and Avedillo, M.J. Area-optimised registers using a folded PLA p28
Hughes, J.B., Macbeth, I.C., and Pattullo, D.M. Switched current filters p156
Huijsing, J.H. Operational floating amplifier p131
Hwu, J.-G., and Lin, S.-T. Electrical characterisation of the insulating property of Ta_2O_5 in Al–Ta_2O_5–SiO_2–Si capacitors by a low-frequency *C/V* technique p390

I

Ibarra, A., and Gracia, J. Strategy for DC parameter extraction in bipolar transistors p5
Ioannou, P.A., and Tao, G. see Tao, G.
Ismail, M., Borgstrom, T.H., and Bibyk, S.B. see Borgstrom, T.H.

J

Jen, C.-W., and Jou, S.-J. Design of one-dimensional systolic-array systems for linear state equations p185
Jóźwik, J., and Kazimierczuk, M.K. see Kazimierczuk, M.K.
Jou, S.-J., Shen, W.-Z., and Tao, Y.-S. see Shen, W.-Z.
Jou, S.-J., and Jen, C.-W. see Jen, C.-W.
Ju, L.-P., Lo, H.-Y., and Su, C.-C. see Lo, H.-Y.

K

Kassmi, K., Sarrabayrouse, G., and Prom, J.L. see Sarrabayrouse, G.
Kayran, A.H. Design of 2-D recursive filters with asymmetric half-plane lattice modelling p427
Kazimierczuk, M.K., and Jóźwik, J. Class E^2 resonant DC/DC power convertor p193
Kirci, M., and Akcakaya, E. Analysis of focused surface wave transducers p467
Klinke, R., Hosticka, B.J., Pfleiderer, H.-J., and Zimmer, G. CMOS operational amplifier with nearly constant settling time p309
Kwan, H.K., and Tsim, M.T. Efficient systolic high speed architectures for delayed multiplath two-dimensional FIR and IIR digital filtering p413
Kwok, H.L. Modelling of the sidegating and the backgating effects in GaAs MESFETs p459
Kwong, D.-L., Patel, R.H., and Herr, N. see Patel, R.H.

L

Lee, C.L., Chen, J.-E., and Shen, W.-Z. see Chen, J.-E.
Lee, J.-C., Sheu, B.J., and Fung, A.H. see Sheu, B.J.
Lidgey, F.J., Toumazou, C., and Makris, C.A. see Toumazou, C.
Lin, S.-T., and Hwu, J.-G. see Hwu, J.-G.
Lo, H.-Y., Ju, L.-P., and Su, C.-C. General version of reconfiguration *N* modular redundancy system p1
Lu, W.-S., and Antoniou, A. see Antoniou, A.
Lutovac, M., and Rabrenović, D. see Rabrenović, D.

M

Macbeth, I.C., Hughes, J.B., and Pattullo, D.M. see Hughes, J.B.
Makris, C.A., Toumazou, C., and Lidgey, F.J. see Toumazou, C.
Makris, C.A., and Toumazou, C. Operational amplifier modelling for high speed sampled data applications p333
Marwood, W., and Clarke, A.P. Matrix product machine and the Fourier transform p295
Megson, G.M. Sorting without exchanges on a bit-serial systolic array p345
Morison, J.D., Hill, M.G., Peeling, N.E., Currie, I.F., Whiting, E.V., and Newton, C.O. see Hill, M.G.

N

Nairn, D.G., and Salama, C.A.T. Algorithmic analogue-to-digital converters using current mode techniques p163
Natarajan, S. Algorithm for reducing circuit equations in computer applications p16
Newton, C.O., Hill, M.G., Peeling, N.E., Currie, I.F., Morison, J.D., and Whiting, E.V. see Hill, M.G.

P

Paraskevopoulos, P.N., and Diamantaras, K.I. New orthogonal series approach to state-space analysis of 1-D and 2-D discrete systems p205
Patel, R.H., Kwong, D.-L., and Herr, N. Simple quasi-two-dimensional analytical model to characterise the electric field in an LDD MOSFET p291
Pattullo, D.M., Hughes, J.B., and Macbeth, I.C. see Hughes, J.B.
Peeling, N.E., Hill, M.G., Currie, I.F., Morison, J.D., Whiting, E.V., and Newton, C.O. see Hill, M.G.
Perfetti, R. 'Winner-take-all' circuit for neurocomputing applications p353
Petkovich, R.A., Djurich, B.M., and Djurdjanovich, O.D. see Djurich, B.M.
Pfleiderer, H.-J., Klinke, R., Hosticka, B.J., and Zimmer, G. see Klinke, R.
Ping, L., and Sewell, J.I. Active and digital ladder-based allpass filters p439
Prom, J.L., Sarrabayrouse, G., and Kassmi, K. see Sarrabayrouse, G.
Prosser, F.P., and Wu, X.W. see Wu, X.W.
Pu, L.-J., and Tsividis, Y.P. Harmonic distortion of the four-terminal MOSFET in non-quasistatic operation p325

Q

Qian, L.Y., and Sun, S.Q. see Sun, S.Q.
Quintana, J.M., Huertas, J.L., and Avedillo, M.J. see Huertas, J.L.

R

Rabrenović, D., and Lutovac, M. Optimisation of driving-point immittance with equiripple magnitude p233
Radnoczi, G., Gong, S.F., Hentzell, H.T.G., and Robertsson, A. see Gong, S.F.
Rein, H.-M., and Hauenschild, J. Suitability of present silicon bipolar IC technologies for optical fibre transmission rates around and above 10 Gbit/s p251
Riewruja, V., Surakampontorn, W., and Surawatpunya, C. Integrable voltage-controlled and current-controlled nonlinear resistances p238
Roberts, G.W., Sedra, A.S., and Gohh, F. see Sedra, A.S.
Robertsson, A., Gong, S.F., Hentzell, H.T.G., and Radnoczi, G. see Gong, S.F.

S

Salama, C.A.T., Singor, H.W., and Andre, C. see Singor, H.W.
Salama, C.A.T., and Nairn, D.G. see Nairn, D.G.
Sarrabayrouse, G., Prom, J.L., and Kassmi, K. Oxide breakdown in a metal-SiO_2-Si capacitor: influence of the metal electrode p475
Sedra, A.S., Roberts, G.W., and Gohh, F. The current conveyor: history, progress and new results p78
Sewell, J.I., and Ping, L. see Ping, L.
Shen, W.-Z., Chen, J.-E., and Lee, C.L. see Chen, J.-E.
Shen, W.-Z., Jou, S.-J., and Tao, Y.-S. EMOTA: an even-driven MOS timing simulator for VLSI circuits p279
Sheu, B.J., Lee, J.-C., and Fung, A.H. Flexible architecture approach to knowledge-based analogue IC design p266
Sheu, B.J., and Wan, C.P. see Wan, C.P.
Shurmer, H.V. An electronic nose; a sensitive and discriminating substitute for a mammalian olfactory system p197
Singh, B., Haigh, D.G., and Taylor, J.T. see Haigh, D.G.
Singh, S.P., Hanson, J.V., and Vlach, J. Simple high-frequency CMOS transconductor p470
Singor, H.W., Andre, C., and Salama, C.A.T. A high performance CMOS compatible 8-bit current scaling D/A convertor p169
Siuzdak, J. Ideal limiter in the presence of wide bandwidth noise p319
Smith, M.H., Howard, D., Walczowski, L.T., and Waller, W.A.J. see Howard, D.
Spooner, E. Compliant-core reluctance machines p99
Steyaert, M., and Chang, Z. Low-voltage BIMOS AM front-end amplifier p57
Su, C.-C., Lo, H.-Y., and Ju, L.-P. see Lo, H.-Y.
Summerfield, S. Comparison of two-phase latch configurations for pipelined processors in MOS VLSI: case study: a CMOS systolic multiplier p261
Sun, S.Q., and Qian, L.Y. Formulation of generalised state equations and multiport equations: a novel approach p49
Surakampontorn, W., Riewruja, V., and Surawatpunya, C. see Riewruja, V.
Surawatpunya, C., Riewruja, V., and Surakampontorn, W. see Riewruja, V.

T

Tao, G., and Ioannou, P.A. Necessary and sufficient conditions for strictly positive real matrices p360
Tao, Y.-S., Shen, W.-Z., and Jou, S.-J. see Shen, W.-Z.
Taylor, J.T., Haigh, D.G., and Singh, B. see Haigh, D.G.
Toumazou, C., Lidgey, F.J., and Makris, C.A. Extending voltage-mode op amps to current-mode performance p116
Toumazou, C., and Haigh, D.G. Design and application of GaAs MESFET current mirror circuits p101
Toumazou, C., and Makris, C.A. see Makris, C.A.
Tsim, M.T., and Kwan, H.K. see Kwan, H.K.
Tsividis, Y.P., and Pu, L.-J. see Pu, L.-J.

V

Vallancourt, D., and Daubert, S.J. see Daubert, S.J.
Van-Eetvelt, P., Wade, G., and Darwen, H. see Wade, G.
Vittoz, E.A., and Wegmann, G. see Wegmann, G.
Vlach, J., Singh, S.P., and Hanson, J.V. see Singh, S.P.

W

Wade, G., Van-Eetvelt, P., and Darwen, H. Synthesis of efficient low-order FIR filters from primitive sections p367
Wadsworth, D.C. Accurate current conveyor topology and monolithic implementation p88
Walczowski, L.T., Howard, D., Waller, W.A.J., and Smith, M.H. see Howard, D.
Waller, W.A.J., Howard, D., Walczowski, L.T., and Smith, M.H. see Howard, D.
Wan, C.P., and Sheu, B.J. New method for determination of geometric dependences of submicrometre MOS transistor parameters p275
Wang, J., and Deen, M.J. see Deen, M.J.
Wang, Y.H., Yarn, K.F., Chang, C.Y., and Chang, C.S. see Yarn, K.F.
Wang, Z. Analytical determination of output resistance and DC matching errors in MOS current mirrors p397
Wang, Z. Current-controlled linear MOS earthed and floating resistors and their application p479
Wegmann, G., and Vittoz, E.A. Basic principles of accurate dynamic current mirrors p95
Whiting, E.V., Hill, M.G., Peeling, N.E., Currie, I.F., Morison, J.D., and Newton, C.O. see Hill, M.G.
Wilson, B. Recent developments in current conveyors and current-mode circuits p63
Wilson, G. Precision *RC*-active frequency compensated phase shifters p44
Wilson, G. Wien bridge oscillator with reduced amplifier gain-bandwidth product dependence p13
Wu, X.W., and Prosser, F.P. CMOS ternary logic circuits p21

Y

Yang, H.-G., and Holburn, D.M. Switch-level timing verification for CMOS circuits: a semi-analytic approach p405
Yarn, K.F., Wang, Y.H., Chang, C.Y., and Chang, C.S. Voltage-controlled three terminal GaAs negative differential resistance device using n^+-i-p^+-i-n^+ structure p219

Z

Zimmer, G., Klinke, R., Hosticka, B.J., and Pfleiderer, H.-J. see Klinke, R.

AMPLIFIERS

A comprehensive simulation macromodel for 'current feedback' operational amplifiers. D.F. Bowers, M. Alexander and J. Buxton p323
CMOS operational amplifier with nearly constant settling time. R. Klinke, B.J. Hosticka, H.-J. Pfleiderer and G. Zimmer p309
Class E^2 resonant DC/DC power convertor. M.K. Kazimierczuk and J. Jóźwik p193
Design and application of GaAs MESFET current mirror circuits. C. Toumazou and D.G. Haigh p101
Extending voltage-mode op amps to current-mode performance. C. Toumazou, F.J. Lidgey and C.A. Makris p116
Low-voltage BIMOS AM front-end amplifier. M. Steyaert and Z. Chang p57
Operational floating amplifier. J.H. Huijsing p131

ANALOGUE COMPUTERS AND COMPUTATION

Programmable current-mode neural network for implementation in analogue MOS VLSI. T.H. Borgstrom, M. Ismail and S.B. Bibyk p175

ANALOGUE FILTERS

Continuous-time and switched capacitor monolithic filters based on current and charge simulation. D.G. Haigh, J.T. Taylor and B. Singh p147

ANALOGUE-DIGITAL CONVERSION

Algorithmic analogue-to-digital converters using current mode techniques. D.G. Nairn and C.A.T. Salama p163
Operation and analysis of current copier circuits. S.J. Daubert and D. Vallancourt p324

ARRAY PROCESSING

Comparison of two-phase latch configurations for pipelined processors in MOS VLSI: case study: a CMOS systolic multiplier. S. Summerfield p261
Matrix product machine and the Fourier transform. W. Marwood and A.P. Clarke p295
Sorting without exchanges on a bit-serial systolic array. G.M. Megson p345

BIPOLAR TRANSISTORS

A high performance CMOS compatible 8-bit current scaling D/A convertor. H.W. Singor, C. Andre and C.A.T. Salama p169
Strategy for DC parameter extraction in bipolar transistors. A. Ibarra and J. Gracia p5
Suitability of present silicon bipolar IC technologies for optical fibre transmission rates around and above 10 Gbit/s. H.-M. Rein and J. Hauenschild p251

CIRCUIT THEORY AND DESIGN

'Winner-take-all' circuit for neurocomputing applications. R. Perfetti p353
Accurate current conveyor topology and monolithic implementation. D.C. Wadsworth p88
Active and digital ladder-based allpass filters. L. Ping and J.I. Sewell p439
Algorithm for reducing circuit equations in computer applications. S. Natarajan p16
Analytical determination of output resistance and DC matching errors in MOS current mirrors. Z. Wang p397
Basic principles of accurate dynamic current mirrors. G. Wegmann and E.A. Vittoz p95
Design of 2-D recursive filters with asymmetric half-plane lattice modelling. A.H. Kayran p427
Design of one-dimensional systolic-array systems for linear state equations. C.-W. Jen and S.-J. Jou p185
Extending voltage-mode op amps to current-mode performance. C. Toumazou, F.J. Lidgey and C.A. Makris p116
Formulation of generalised state equations and multiport equations: a novel approach. S.Q. Sun and L.Y. Qian p49
General version of reconfiguration *N* modular redundancy system. H.-Y. Lo, L.-P. Ju and C.-C. Su p1
Operation and analysis of current copier circuits. S.J. Daubert and D. Vallancourt p324
Simple high-frequency CMOS transconductor. S.P. Singh, J.V. Hanson and J. Vlach p470
Synthesis of efficient low-order FIR filters from primitive sections. G. Wade, P. Van-Eetvelt and H. Darwen p367

COMPONENTS

Oxide breakdown in a metal-SiO_2-Si capacitor: influence of the metal electrode. G. Sarrabayrouse, J.L. Prom and K. Kassmi p475

COMPUTER SIMULATION

EMOTA: an even-driven MOS timing simulator for VLSI circuits. W.-Z. Shen, S.-J. Jou and Y.-S. Tao p279

COMPUTER-AIDED DESIGN

Flexible architecture approach to knowledge-based analogue IC design. B.J. Sheu, J.-C. Lee and A.H. Fung p266
Generation of ordered subcircuits for an automatic sizing program. D. Howard, L.T. Walczowski, W.A.J. Waller and M.H. Smith p315
Real number arithmetic for mixed behavioural and structural descriptions. M.G. Hill, N.E. Peeling, I.F. Currie, J.D. Morison, E.V. Whiting and C.O. Newton p446
Switchbox routing with rerouting capabilities in VLSI design. F. Curatelli p210

CONVERTORS

Class E^2 resonant DC/DC power convertor. M.K. Kazimierczuk and J. Jóźwik p193

DIGITAL CIRCUITS

Area-optimised registers using a folded PLA. J.L. Huertas, J.M. Quintana and M.J. Avedillo p28
My-box representation for faulty CMOS circuits. J.-E. Chen, C.L. Lee and W.-Z. Shen p225

DIGITAL COMPUTERS AND COMPUTATION

CMOS ternary logic circuits. X.W. Wu and F.P. Prosser p21

DIGITAL FILTERS

Efficient implementation of *N*th-band FIR filters based on a simple window method. V. Anastassopoulos and T. Deliyannis p302
Efficient systolic high speed architectures for delayed multiplath two-dimensional FIR and IIR digital filtering. H.K. Kwan and M.T. Tsim p413

DIGITAL-ANALOGUE CONVERSION

A high performance CMOS compatible 8-bit current scaling D/A convertor. H.W. Singor, C. Andre and C.A.T. Salama p169
Operation and analysis of current copier circuits. S.J. Daubert and D. Vallancourt p324

DOPING

Simple quasi-two-dimensional analytical model to characterise the electric field in an LDD MOSFET. R.H. Patel, D.-L. Kwong and N. Herr p291

ELECTRICAL MACHINES

Compliant-core reluctance machines. E. Spooner p99

FAULT DETECTION

My-box representation for faulty CMOS circuits. J.-E. Chen, C.L. Lee and W.-Z. Shen p225

FAULT LOCATION

My-box representation for faulty CMOS circuits. J.-E. Chen, C.L. Lee and W.-Z. Shen p225
Testing of interconnection circuits in wafer-scale arrays. Y.-H. Choi p482

FIELD-EFFECT TRANSISTORS

Simple quasi-two-dimensional analytical model to characterise the electric field in an LDD MOSFET. R.H. Patel, D.-L. Kwong and N. Herr p291

FILTERS AND FILTERING

Active and digital ladder-based allpass filters. L. Ping and J.I. Sewell p439
Chebyshev phase networks for pulse compressing and stretching. B.M. Djurich, R.A. Petkovich and O.D. Djurdjanovich p424
Continuous-time and switched capacitor monolithic filters based on current and charge simulation. D.G. Haigh, J.T. Taylor and B. Singh p147
Design of 2-D nonrecursive filters using the window method. A. Antoniou and W.-S. Lu p247
Design of 2-D recursive filters with asymmetric half-plane lattice modelling. A.H. Kayran p427
Efficient systolic high speed architectures for delayed multiplath two-dimensional FIR and IIR digital filtering. H.K. Kwan and M.T. Tsim p413
Switched current filters. J.B. Hughes, I.C. Macbeth and D.M. Pattullo p156
Synthesis of efficient low-order FIR filters from primitive sections. G. Wade, P. Van-Eetvelt and H. Darwen p367
The current conveyor: history, progress and new results. A.S. Sedra, G.W. Roberts and F. Gohh p78

HISTORY

The current conveyor: history, progress and new results. A.S. Sedra, G.W. Roberts and F. Gohh p78

INSTRUMENTATION AND MEASURING SCIENCE

An electronic nose; a sensitive and discriminating substitute for a mammalian olfactory system. H.V. Shurmer p197

INTEGRATED CIRCUITS

Accurate current conveyor topology and monolithic implementation. D.C. Wadsworth p88
Flexible architecture approach to knowledge-based analogue IC design. B.J. Sheu, J.-C. Lee and A.H. Fung p266
Integrable voltage-controlled and current-controlled nonlinear resistances. V. Riewruja, W. Surakampontorn and C. Surawatpunya p238
Operation and analysis of current copier circuits. S.J. Daubert and D. Vallancourt p324
Oxide breakdown in a metal-SiO_2-Si capacitor: influence of the metal electrode. G. Sarrabayrouse, J.L. Prom and K. Kassmi p475
Suitability of present silicon bipolar IC technologies for optical fibre transmission rates around and above 10 Gbit/s. H.-M. Rein and J. Hauenschild p251

LOGIC

CMOS ternary logic circuits. X.W. Wu and F.P. Prosser p21

MATHEMATICAL TECHNIQUES

Algorithm for reducing circuit equations in computer applications. S. Natarajan p16
Computation of prime factor DFT and DHT/DCCT algorithms using cyclic and skew-cyclic bit-serial semisystolic IC convolvers. S. Godvangen and A.G.J. Holt p373
Design of 2-D nonrecursive filters using the window method. A. Antoniou and W.-S. Lu p247

Design of one-dimensional systolic-array systems for linear state equations. C.-W. Jen and S.-J. Jou p185
EMOTA: an even-driven MOS timing simulator for VLSI circuits. W.-Z. Shen, S.-J. Jou and Y.-S. Tao p279
Flexible architecture approach to knowledge-based analogue IC design. B.J. Sheu, J.-C. Lee and A.H. Fung p266
Generation of ordered subcircuits for an automatic sizing program. D. Howard, L.T. Walczowski, W.A.J. Waller and M.H. Smith p315
Mathematical techniques for low-cost optimisation of digital MOS circuits. B. Hoppe p340
Matrix product machine and the Fourier transform. W. Marwood and A.P. Clarke p295
Necessary and sufficient conditions for strictly positive real matrices. G. Tao and P.A. Ioannou p360
New orthogonal series approach to state-space analysis of 1-D and 2-D discrete systems. P.N. Paraskevopoulos and K.I. Diamantaras p205
Optimisation of driving-point immittance with equiripple magnitude. D. Rabrenović and M. Lutovac p233
Safe sequencing of concurrent events in behavioural simulation. F. Curatelli, G.M. Bisio and E. Di Zitt p451
Synthesis of efficient low-order FIR filters from primitive sections. G. Wade, P. Van-Eetvelt and H. Darwen p367

METAL-OXIDE-SEMICONDUCTOR STRUCTURES

CMOS operational amplifier with nearly constant settling time. R. Klinke, B.J. Hosticka, H.-J. Pfleiderer and G. Zimmer p309
CMOS ternary logic circuits. X.W. Wu and F.P. Prosser p21
Current-controlled linear MOS earthed and floating resistors and their application. Z. Wang p479
Electrical characterisation of the insulating property of Ta_2O_5 in Al–Ta_2O_5–SiO_2–Si capacitors by a low-frequency C/V technique. J.-G. Hwu and S.-T. Lin p390
Harmonic distortion of the four-terminal MOSFET in non-quasistatic operation. L.-J. Pu and Y.P. Tsividis p325
Mathematical techniques for low-cost optimisation of digital MOS circuits. B. Hoppe p340
Multistable states MIS transistor. D.C.Y. Chang p37
pMOS transistors, intrinsic mobility and their surface degradation parameters at cryogenic temperatures. M.J. Deen and J. Wang p33

MICROSCOPES

Investigation of multilayer metallisation in a gate array device using cross-sectional transmission electron microscopy. S.F. Gong, H.T.G. Hentzell, A. Robertsson and G. Radnoczi p53

NETWORKS

Optimisation of driving-point immittance with equiripple magnitude. D. Rabrenović and M. Lutovac p233

NOISE AND INTERFERENCE

Ideal limiter in the presence of wide bandwidth noise. J. Siuzdak p319

NONLINEAR SYSTEMS

'Winner-take-all' circuit for neurocomputing applications. R. Perfetti p353
Integrable voltage-controlled and current-controlled nonlinear resistances. V. Riewruja, W. Surakampontorn and C. Surawatpunya p238

OPTICS

Suitability of present silicon bipolar IC technologies for optical fibre transmission rates around and above 10 Gbit/s. H.-M. Rein and J. Hauenschild p251

OPTIMISATION

Mathematical techniques for low-cost optimisation of digital MOS circuits. B. Hoppe p340
Synthesis of efficient low-order FIR filters from primitive sections. G. Wade, P. Van-Eetvelt and H. Darwen p367

PHASING AND PHASE CONTROL

Precision *RC*-active frequency compensated phase shifters. G. Wilson p44

PHOTODETECTORS

Generalised model for GaAs MESFET photodectors. A. Adibi and K. Eshraghian e232

PICTURE PROCESSING AND PATTERN RECOGNITION

An electronic nose; a sensitive and discriminating substitute for a mammalian olfactory system. H.V. Shurmer p197

POLES AND ZEROS

Operational amplifier modelling for high speed sampled data applications. C.A. Makris and C. Toumazou p333

RADIOCOMMUNICATION

Low-voltage BIMOS AM front-end amplifier. M. Steyaert and Z. Chang p57

RELUCTANCE MOTORS

Compliant-core reluctance machines. E. Spooner p99

REVIEWS OF PROGRESS

Extending voltage-mode op amps to current-mode performance. C. Toumazou, F.J. Lidgey and C.A. Makris p116
Recent developments in current conveyors and current-mode circuits. B. Wilson p63
The current conveyor: history, progress and new results. A.S. Sedra, G.W. Roberts and F. Gohh p78

SEMICONDUCTOR DEVICES AND MATERIALS

Design and application of GaAs MESFET current mirror circuits. C. Toumazou and D.G. Haigh p101
Effects of cathode lengths and epitaxial layer widths on $n_1^+n_1^-\delta(p^+)n_2^-n_2^+p^+$ and $n_1\delta(p^+)n_2p^+$ switching devices. A. Al-Bustani p463
Investigation of multilayer metallisation in a gate array device using cross-sectional transmission electron microscopy. S.F. Gong, H.T.G. Hentzell, A. Robertsson and G. Radnoczi p53
Modelling of the sidegating and the backgating effects in GaAs MESFETs. H.L. Kwok p459
Multistable states MIS transistor. D.C.Y. Chang p37
New method for determination of geometric dependences of submicrometre MOS transistor parameters. C.P. Wan and B.J. Sheu p275
Voltage-controlled three terminal GaAs negative differential resistance device using n^+-i-p^+-i-n^+ structure. K.F. Yarn, Y.H. Wang, C.Y. Chang and C.S. Chang p219
Wien bridge oscillator with reduced amplifier gain-bandwidth product dependence. G. Wilson p13

SIGNAL PROCESSING

Design and application of GaAs MESFET current mirror circuits. C. Toumazou and D.G. Haigh p101
Efficient implementation of *N*th-band FIR filters based on a simple window method. V. Anastassopoulos and T. Deliyannis p302
Ideal limiter in the presence of wide bandwidth noise. J. Siuzdak p319
Precision *RC*-active frequency compensated phase shifters. G. Wilson p44
Switched current filters. J.B. Hughes, I.C. Macbeth and D.M. Pattullo p156

SIMULATION

A comprehensive simulation macromodel for 'current feedback' operational amplifiers. D.F. Bowers, M. Alexander and J. Buxton p323
Analytical determination of output resistance and DC matching errors in MOS current mirrors. Z. Wang p397
Continuous-time and switched capacitor monolithic filters based on current and charge simulation. D.G. Haigh, J.T. Taylor and B. Singh p147
Harmonic distortion of the four-terminal MOSFET in non-quasistatic operation. L.-J. Pu and Y.P. Tsividis p325
Operational amplifier modelling for high speed sampled data applications. C.A. Makris and C. Toumazou p333
Safe sequencing of concurrent events in behavioural simulation. F. Curatelli, G.M. Bisio and E. Di Zitt p451
Simple quasi-two-dimensional analytical model to characterise the electric field in an LDD MOSFET. R.H. Patel, D.-L. Kwong and N. Herr p291
Switch-level timing verification for CMOS circuits: a semianalytic approach. H.-G. Yang and D.M. Holburn p405

SURFACE-ACOUSTIC-WAVE DEVICES (SAW)

Analysis of focused surface wave transducers. M. Kirci and E. Akcakaya p467

SWITCHES AND SWITCHING THEORY

Effects of cathode lengths and epitaxial layer widths on $n_1^+n_1^-\delta(p^+)n_2^-n_2^+p^+$ and $n_1\delta(p^+)n_2p^+$ switching devices. A. Al-Bustani p463

TRANSDUCERS

Analysis of focused surface wave transducers. M. Kirci and E. Akcakaya p467

TRANSIENTS

Basic principles of accurate dynamic current mirrors. G. Wegmann and E.A. Vittoz p95

TRANSISTORS

Voltage-controlled three terminal GaAs negative differential resistance device using n^+-i-p^+-i-n^+ structure. K.F. Yarn, Y.H. Wang, C.Y. Chang and C.S. Chang p219
pMOS transistors, intrinsic mobility and their surface degradation parameters at cryogenic temperatures. M.J. Deen and J. Wang p33

VERY LARGE SCALE INTEGRATION

A high performance CMOS compatible 8-bit current scaling D/A convertor. H.W. Singor, C. Andre and C.A.T. Salama p169
Algorithmic analogue-to-digital converters using current mode techniques. D.G. Nairn and C.A.T. Salama p163
Comparison of two-phase latch configurations for pipelined processors in MOS VLSI: case study: a CMOS systolic multiplier. S. Summerfield p261
Computation of prime factor DFT and DHT/DCCT algorithms using cyclic and skew-cyclic bit-serial semisystolic IC convolvers. S. Godvangen and A.G.J. Holt p373
EMOTA: an even-driven MOS timing simulator for VLSI circuits. W.-Z. Shen, S.-J. Jou and Y.-S. Tao p279
Generation of ordered subcircuits for an automatic sizing program. D. Howard, L.T. Walczowski, W.A.J. Waller and M.H. Smith p315
Mathematical techniques for low-cost optimisation of digital MOS circuits. B. Hoppe p340
Matrix product machine and the Fourier transform. W. Marwood and A.P. Clarke p295
New method for determination of geometric dependences of submicrometre MOS transistor parameters. C.P. Wan and B.J. Sheu p275
Programmable current-mode neural network for implementation in analogue MOS VLSI. T.H. Borgstrom, M. Ismail and S.B. Bibyk p175
Switchbox routing with rerouting capabilities in VLSI design. F. Curatelli p210
Switched current filters. J.B. Hughes, I.C. Macbeth and D.M. Pattullo p156